Senior Technical Lead - CPU Physical Design

Job Details: Job Description: We are seeking a highly experienced and motivated Senior Technical Lead - CPU Physical Design to lead the physical implementation of next-generation CPU IPs from floorplanning through signoff. The successful candidate will provide technical leadership across the physical design lifecycle, driving PPA optimization, execution excellence, methodology adoption, and design convergence for high-performance CPU products. The ideal candidate brings deep expertise in advanced-node physical design, strong technical leadership, and a proven track record of delivering complex CPU, SoC, or high-performance IP designs. Key Responsibilities Lead physical design execution for CPU IPs from design planning through signoff. Provide technical leadership for: Floorplanning and Design Planning Placement and Optimization Clock Tree Synthesis Routing and Physical Verification Timing Closure Power and Area Optimization Signoff Readiness Drive PPA convergence and deliver aggressive frequency, power, and area targets. Define and execute physical design strategies for advanced CPU architectures and technology nodes. Partner closely with Architecture, RTL, Circuit Design, DFT, CAD, Power, and Signoff teams to drive implementation success. Lead resolution of complex implementation, timing, congestion, and power challenges. Drive methodology improvements and adoption of best practices across multiple projects. Evaluate implementation tradeoffs and provide technical recommendations that influence architecture and design decisions. Mentor and guide engineers across the physical design organization. Collaborate with CAD teams to improve efficiency through automation, methodology enhancements, and AI-driven workflows. Support planning, estimation, risk assessment, and execution tracking for physical design deliverables. Contribute to hiring, technical interviews, and development of engineering talent. Qualifications: Minimum Qualifications M.Tech/MS/PhD in Electrical Engineering, Computer Engineering, VLSI, or a related discipline. 14+ years of industry experience in ASIC or CPU Physical Design. Proven experience delivering successful products through complete physical implementation and signoff cycles. Strong expertise in: Floorplanning and Design Planning Placement and Optimization Clock Tree Synthesis Routing and Closure Static Timing Analysis Signal Integrity Power Integrity and EM/IR Physical Verification Hands-on experience with industry-standard implementation tools such as: Synopsys Fusion Compiler ICC2 Cadence Innovus PrimeTime StarRC RedHawk Calibre Strong scripting and automation experience using: Python Tcl Shell Preferred Qualifications Experience delivering high-performance CPU core, cache, fabric, or compute IP designs. Experience with advanced process technologies such as Intel 18A/14A, TSMC N3/N2, or equivalent. Deep understanding of: Physical design methodologies Advanced timing closure techniques Hierarchical implementation